




4/36

FIG. 4



5/36









FIG. B






FIG. 10




FIG. 11





FIG. 12



13/36

FIG. 13

LANE 0	LANE 1	LANE 2	LANE 3
CONTROL INFORMATION	STATE INFORMATION	RESERVED	RESERVED
D0	D1	D2	D3
D4	D5	D6	D7
D8	D9	D10	D11 ·
D12	D13	D14	D15
•	:	•	:
D28	D29	D30	D31

1310 -

1300

STATE IN	FORMATION
NAME	DESCRIPTION
SLOT NUMBER	DESTINATION SLOT NUMBER WHERE CELL DATA BEING SENT
PAYLOAD STATE	RESERVED, SOP, DATA, ABORT
SOURCE OR DESTINATION PACKET PROCESSOR IDENTIFIER	ENCODED NUMBER IDENTIFYING A SOURCE OR DESTINATION PACKET PROCESSOR
RESERVED	RESERVED




FIG. 15A

		STRIP	E 1			STRIF	E 2			STRIP	E 3			STRIF	E 4			STRIF	PE 5	
CYCLE		_11_	L2	L3	LO	l1	L2	L3	LO	L1	L2	L3	LO	L1	L2	L3	LO	11	12	L3
1	K0	STATE	D0	D1	K0	STATE	D2	D3	K0	STATE	D4	D5	K0	STATE	D6	07	KO	STATE	RES	
5	D8	·				<u> </u>											İ			D27
3	028				↓								I						-	D47
4	D48	·																		D67
5	D68				<u> </u>															D87
6	D88																			D107
7	D108				<u> </u>															D127
8	D128								<u></u>											0147

1500

FIG. 15B

STATE INFORMATION								
NAME	DESCRIPTION							
SLOT NUMBER	DESTINATION SLOT NUMBER FOR BIA TO CROSSPOINT SWITCH DIRECTION SOURCE SLOT NUMBER FOR CROSSPOINT SWITCH TO BIA DIRECTION							
PAYLOAD STATE	ENCODED PAYLOAD STATE INFORMATION (RESERVED, SOA, DATA, ABORT)							
RESERVED	RESERVED							

END OF PACKET ENCODING INFORMATION
1. EOP DURING CYCLE 1 (ie. DURING TRANSMISSION OF STATE INFORMATION) [ 1 KO  state DO  D1   KO  state D2  D3   KO  state K1  K1   KO  state K1  K1   K0  state RES RES]
NOTE THAT THE KO, STATE, AND RESERVED BYTES ARE ALL PRESERVED, AS IN ANY OTHER CYCLE 1 TRANMISSION. THE K1 CHARACTER IS TREATED AS DATA
2. EOP DURING CYCLE n (n!=0)  1   KO   state   D2   D3   KO   state   D4   D5   KO   state   D6   D7   KO   state   RES   RES   RES   D27    3   D28   D32   D33   K1   K1   K1   K1   K1   K1   K1
3. EOP AT BLOCK BOUNDARY DURING CYCLE n (n!=8)  1 KO state D0 D1 KO state D2 D3 KO state D4 D5 KO state D6 D7 KO state RESTRES  2 D8  3 K1
NOTE THAT WHEN n>0, THE BLOCK BOUNDARY FOR DATA IS IN LANE 3 STRIPE 5. HOWEVER, FOR n=0. THE BLOCK BOUNDARY FOR DATA IS IN LANE 3 OF STRIPE 4.
4. EOP at cell boundary  6.088 7.0108 8.0128
1 KO  state K1  K1   K0  state K1  K1   K0  state K1  K1   K0  state K1  K1   K0  state RES RES

FIG. 15D

		STRI	PE 1			STRI	PE 2			STRI	PE 3			STRI	PE 4			STRI	PE 5	
CYCLE	LO	L1	L2	L3	LO	L1	L2	L3	LO	L1	L2	L3	LO	11	12	L3	LO	11	12	L3
1	K0_	P1	D0	01													1 -	_ <u></u> _	T	
2	D8			D11											_		-		$\vdash$	$\vdash$
3	D28			D31	K0	P1	D2	D3											<del> </del>	
4	D4B			051	D12			D15 '				$\vdash$	K0	P1	D6	D7	<b> </b>	_	-	
5	D68			D71	032			D35				$\vdash$	D20		-00	D23		<del>                                     </del>	<del> </del>	
6	D88			D91	052			055	KO	P1	D4	05	D40			D43			-	$\vdash$
7	D108			D111	D72			D75	D16			019	D60		_	D63	KO	P1	RES	RES
8	D128			D131	D92			D95	D36			039	D80		-	083	D24	11	1163	D27

Thelen Reid & Priest LLP – David B. Ritchie EV310851941US– March 25, 2004 TRP Docket No.: FOUND-0003-CNT

18/36

FIG. 16

		<u> </u>					
	STRIPE 1	STRIPE 2	STRIPE 3	STRIPE 4	STRIPE 5		
CYCLE		LO L1 L2 L3	LO L1 L2 L3	LO L1 L2 L3	LO L1 L2 L3		
. 1	KO \$81 100 DY	KO SS6 D151 D152	KO SS2 04 05	KO 1553 186 107	KOY / \$881 / HES / RES		
2	D8 / / D11/	D161 D162 D163 K1	016 019	Q28 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	193201///19323/		
3	D28 / / D31 /	KO SS2 D2 D3	036 038	Q49 Q43	0340		
4	D48 / / D51 /	012 / 015	1056 / 1059	KO SS4 86 DX	0360		
5	D88 / / D71 /	032/ / 035/	076 K1 K1 K1	1020	D380 / D380		
6	D88 / / D81 /	052 055	KO \$53 Q4 Q5	D40 D43	KY /		
7	D108 / D111	072 / 075	210 210	060 063	KO/1895/RES/1965/		
8	D128 / D131	KO 1888 1888 1888 1888 1888 1888 1888 18	D36 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Q80 K1 K1 K1	105X/X///X//X05X/A		
9	KO SSA DO DI	932////////935	KO SS6 D153 D154	KO/ S82 D8 D7/	1044		
10	98 911	038	K1 K1 K1 K1	020 023	1000/3/////////////////////////////////		
11	028 031	852	K0//857/030000301	D40 / D43	TKO SSI LAES AES		
12	D48 D51	KØ \$81 02 03	8312 / 8345	060/ / 063/	102Y / 102Y		
13	068 071	012//015/	D332 / / D335	K1 K1 K1 K1	047 / 047		
14	KO 887 0296 0287	032 035	0352 / 0355	KO SS6 D155 D156	106Y / 106Y		
15	0304 0307	052 055	0372 // 0375	K1 K1 K1 K1	084 / / 087		
16	0324 0327	072//075/	KY/XY/XY/XY/	KO/ SS1/06/07/	0107		
1/	03147	092 / 095	KØ \ \ \$35 \ BY \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	020 / 023	0124 / 0127		
18	0367	D112 D115	0.16/////0.18	048 / 048	0141//0147		
19	KV/M/M/M/M/	0132 0135	036/////039	068 / 063	QO SS3 RES RES		
20	KO SS6 D149 D150	KO \$87 0298 0299	056	080 / 083	Q24 Q27		
21	D157 D160	0308 0311	KO SS1 04 05	0100 0103	014 045 K1 K1		
22	KO SSI KI KI	0328 0331	DH2 DH3	0123	KO SS2 AES RÉS		
23	KB 553 00 D1	0348 0351	036 039	0140 0143	024 / 027		
24	08///011	103687/////10371	058 / / 058	KO/ \$87 D302 D303	044 / 047/		

GREEN YELLOW ORANGE BLUE RED RUST PINK







FIG. 19











FIG. 21D








FIG. 21E

FIG. 22



27/36 FIG. 23A









FIG. 24




30/36 FIG. 25A




31/36






# FIG. 27A



Thelen Reid & Priest LLP – David B. Ritchie EV310851941US- March 25, 2004 TRP Docket No.: FOUND-0003-CNT

33/36


FIG. 27B



## FIG. 27C

FROM STEP 2738 IF BOTH 32-BIT CHUNKS OF -2740 DATA ARE VALID, WRITE THEM TO THE DATA FIFO RAM IF ONLY ONE OF THE 32-BIT CHUNKS IS -2742 VALID, SAVE IT IN A TEMPORARY REGISTER IF FIFO DEPTH HAS NOT DROPPED BELOW A PREDETERMINED LEVEL. COMBINE THE SAVED 32-BIT DATA AND THE SUBSEQUENT VALID 32-BIT DATA AND WRITE THEM TO THE FIFO RAM -2744 IF ONLY ONE OF THE 32-BIT CHUNKS IS VALID AND THE FIFO DEPTH HAS DROPPED BELOW 4 ENTRIES, WRITE THE VALID 32-BIT CHUNK COMBINED WITH A 32-BIT IDLE DATA TO THE FIFO RAM -2746 INDICATE TO FIFO READ ARBITRATOR IF KO HAS BEEN READ OR FIFO RAM IS EMPTY TO REQUEST FOR ARBITRATION INDICATE TO THE FIFO READ ARBITRATOR -2748 WHETHER KO IS ALIGNED TO THE FIRST 32-BIT CHUNK OR THE SECOND 32-BIT CHUNK -2750 WHEN FLOW CONTROL CONDITION IS DETECTED. STOP REQUESTING TO THE FIFO READ ARBITRATOR AFTER THE CURRENT CELL IS COMPLETELY READ FROM THE FIFO RAM

# FIG. 27D



36/36 FIG. 27E

